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A symmetric reflectarray, consisting of
variable-size square patch elements with a
commonly used mathematical model for
the horn in the form of a cosine function,
has been designed using the transmit
mode technique for different f/D ratios
with –10 dB edge taper. Subsequently, the
antennas were analyzed for the radiation
pattern and gain. The infinite array
model was used to determine the reflec-
tion phase of each patch element in the
design and analysis codes. By displacing
the feed laterally, the scan characteristics
were obtained, such as the beam devia-
tion factor, gain loss, and pattern degra-
dation. The properties of reflect arrays
were compared to those of the conven-
tional paraboloidal reflectors. The same
procedure was used to study the scan
properties of offset reflectarrays. There is
no cross-polarized radiation in the princi-
pal planes for a symmetric system. Cross-
polarized radiation exists in non-princi-
pal planes off broadside in symmetric sys-
tems, with greater levels for larger values
of subtended angles. Such cross-polar-
ized radiation level increases with sub-
tended angle just as cross-polarization
level increases with decreasing values of
f/D ratios for symmetric paraboloids in
non-principal planes. Pattern distortions
and gain loss were found to be more se-
vere in the case of a microstrip reflectar-
ray compared to the conventional para-
bolic reflector. The scan performance of
the reflect arrays was found to improve
with f/D ratios as is true for paraboloids.
In general, scanning by means of dis-
placed feed is limited to a few beam -
widths in reflectarrays.
Feed displacement in the axial direc-
tion of a symmetric reflectarray was in-
vestigated and compared to that of pa-
raboloids. The gain loss due to the defo-
cused feed of a reflectarray was found to
be nearly the same as that of a parabo-
loid of the same subtended angle for
larger values of f/D, and for displace-
ments away from the antenna. The gain
loss of an axially defocused reflectarray
was found to be greater than that of a
paraboloid for displacements closer to
the antenna, especially for smaller val-
ues of f/D. 
In general, the performance of a defo-
cused reflectarray was found to be
poorer than that of a comparable parab-
oloid reflector. 
This work was done by Sembiam Rengara-
jan of Caltech for NASA’s Jet Propulsion Labo-
ratory. For more information, contact iaoffice@
jpl.nasa.gov.
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Microstrip reflectarrays have applications in radar and remote sensing systems. 
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A critical PECL (positive emitter-cou-
pled logic) interface to Xilinx interface
needed to be changed on an existing
flight board. The new Xilinx input inter-
face used a CMOS (complementary
metal-oxide semiconductor) type of
input, and the driver could meet its
thresholds typically, but not in worst-case,
according to the data sheet. The previ-
ous interface had been based on com-
parison with an external reference, but
the CMOS input is based on comparison
with an internal divider from the power
supply. A way to measure what the exact
input threshold was for this device for 64
inputs on a flight board was needed. 
The measurement technique allowed
an accurate measurement of the voltage
required to switch a Xilinx input from
high to low for each of the 64 lines,
while only probing two of them. Directly
driving an external voltage was consid-
ered too risky, and tests done on any
other unit could not be used to qualify
the flight board. The two lines directly
probed gave an absolute voltage thresh-
old calibration, while data collected on
the remaining 62 lines without probing
gave relative measurements that could
be used to identify any outliers. 
The PECL interface was forced to a
long-period square wave by driving a sat-
urated square wave into the ADC (ana-
log to digital converter). The active pull-
down circuit was turned off, causing
each line to rise rapidly and fall slowly
according to the input’s weak pull-down
circuitry. The fall time shows up as a
change in the pulse width of the signal
ready by the Xilinx. This change in pulse
width is a function of capacitance, pull-
down current, and input threshold. Ca-
pacitance was known from the different
trace lengths, plus a gate input capaci-
tance, which is the same for all inputs.
The pull-down current is the same for all
inputs including the two that are probed
directly. The data was combined, and
the Excel solver tool was used to find
input thresholds for the 62 lines. This
was repeated over different supply volt-
ages and temperatures to show that the
interface had voltage margin under all
worst case conditions.
Gate input thresholds are normally
measured at the manufacturer when the
device is on a chip tester. A key function
of this machine was duplicated on an ex-
isting flight board with no modifications
to the nets to be tested, with the excep-
tion of changes in the FPGA program. 
This work was done by Igor Kuperman,
Daniel G. Gutrich, and Andrew C. Berkun of
Caltech for NASA’s Jet Propulsion Laboratory.
For more information, contact iaoffice@
jpl.nasa.gov. NPO-47705
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